

Docket No. 94100417(EP)USC1X1C1D6 PDDD
USSN: 09/773,473

PATENT
Art Unit: 2154

This listing of claims will replace all prior versions, and listings of claims in the application:

LISTING OF CLAIMS:

Claim 1 (currently amended): A multi-standard decoder for decoding data streams comprising:

processing stages interconnected to form a pipeline and for processing tokens derived from one or more of the data streams, the processing stages including standard-independent and standard-dependent processing stages, the standard-dependent processing stages capable of reconfiguration to operate in accordance with different data encoding standards; and

wherein the tokens provide reconfiguration information to the standard-dependent processing stages at an intermediate stage between an original stage and a final stage.

Claim 2 (original): The multi-standard decoder of claim 1, wherein each of the tokens includes an extension indicator that indicates whether additional words are present.

Claim 3 (original): The multi-standard decoder of claim 1, wherein one of the standard-dependent processing stages comprises an inverse quantizer.

Claim 4 (original): The multi-standard decoder of claim 3, wherein one of the tokens comprises a first QUANT_TABLE token.

Docket No. 94100417(EP)USC1X1C1D6 PDDD
USSN: 09/773,473

PATENT
Art Unit: 2154

Claim 5 (original): The multi-standard decoder of claim 4, wherein the inverse quantizer recognizes the first QUANT_TABLE token and, responsive to a first state of the extension indicator in a first word of the first QUANT_TABLE token, generates a second QUANT_TABLE token to be conveyed to another of the processing stages.

Claim 6 (original): The multi-standard decoder of claim 5, wherein the second QUANT_TABLE token includes quantization table values.

Claim 7 (original): The multi-standard decoder of claim 4, wherein responsive to a second state of the extension indicator of the first word of the QUANT_TABLE token, the inverse quantizer installs a quantization table of the first QUANT_TABLE token in a memory.

Claim 8 (currently amended): A method of decoding data streams of data encoded by different standards comprising:

receiving tokens at a standard-dependent processor, the standard-dependent processor capable of reconfiguration of a multi-stage pipeline to operate in accordance with the different standards; and

reconfiguring for standard-dependent processing in response to the received tokens at an intermediate stage between an original stage and a final stage of said multi-stage pipeline.

Claim 9 (original): The method of claim 8, wherein each token includes an extension indicator that indicates whether additional words are present and has a first and a second state to indicate reconfiguration information.

Docket No. 94100417(EP)USC1X1C1D6 PDDD
USSN: 09/773,473

PATENT
Art Unit: 2154

Claim 10 (original): The method of claim 8, wherein one of the conveyed tokens is a first QUANT_TABLE token, and further comprising:

recognizing the first QUANT_TABLE token; and

responsive to the first state of the extension indicator in a first word of the first QUANT_TABLE token, generating a second QUANT_TABLE token to be conveyed to another processor.

Claim 11 (original): The method of claim 7, wherein the second QUANT_TABLE token includes quantization table values to be used by the another processor.

Claim 12 (original): The method of claim 9, further comprising:

responsive to a second state of the extension indicator of the first word of the QUANT_TABLE token, installing a quantization table of the first QUANT_TABLE token in memory.

Claim 13 (currently amended): A system comprising:

processing stages including standard-independent and standard-dependent processing stages, the standard-dependent processing stages capable of reconfiguration to operate in accordance with different data encoding standards; and

tokens for interacting with the processing stages, the tokens providing reconfiguration information to the standard-dependent processing stages to cause the standard-dependent processing stages to reconfigure stages at an intermediate stage between an original stage and a final stage.